Home
Catalogue search
Refine your search:
Keyword:
VLSI (4)
CAD (2)
CAO (2)
Evaluation predictive (2)
Floor-plan (2)
Methodologie descendante (2)
Microeletrônica (2)
Optimisation (2)
Plan de masse (2)
Predictive evaluation (2)
more
Creator / Publisher:
Institut National Polytechnique de Grenoble (2)
Não informado (2)
Reis, Ricardo Augusto da Luz (2)
ARIZONA UNIV TUCSON ENGINEERING EXPERIMENT STATION (1)
Beilin, Noah (1)
Dukes, Michael A. (1)
Hill,Frederick J (1)
I. Baturone (1)
INSTITUTE FOR DEFENSE ANALYSES ARLINGTON VA SCIENCE AND TECHNOLOGY DIV (1)
Le, Michael (1)
more
Year
Medium
Type
BLLDB-Access
Search in the Catalogues and Directories
All fields
Title
Creator / Publisher
Keyword
Year
AND
OR
AND NOT
All fields
Title
Creator / Publisher
Keyword
Year
AND
OR
AND NOT
All fields
Title
Creator / Publisher
Keyword
Year
AND
OR
AND NOT
All fields
Title
Creator / Publisher
Keyword
Year
AND
OR
AND NOT
All fields
Title
Creator / Publisher
Keyword
Year
Sort by
creator [A → Z]
'
creator [Z → A]
'
publishing year ↑ (asc)
'
publishing year ↓ (desc)
'
title [A → Z]
'
title [Z → A]
'
Simple Search
Hits 1 – 8 of 8
1
Hands On
Le, Michael
;
Remulla, Justin
;
Menezes, Chris
...
In: Electrical Engineering (2017)
BASE
Show details
2
К ВОПРОСУ ОБ ИНТЕЛЛЕКТУАЛЬНОЙ ПОДДЕРЖКЕ ПРОЦЕССА ДОВОДКИ СБИС
Чернышев, Юрий
;
Венцов, Николай
;
Мухтаров, Сергей
. - : Технологический институт Федерального государственного образовательного учреждения высшего профессионального образования Южный федеральный университет в г. Таганроге, 2012
BASE
Show details
3
Microelectronic Design of Universal Fuzzy Controllers
S. Sánchez Solano
;
I. Baturone
;
S. Snchez-solano
In: http://www.imse.cnm.es/online/2000/ESTYLF2000.IBC.ps.gz (2000)
BASE
Show details
4
VHDL and Waves Descriptions for a Pseudo-Random Pattern Generator
Serafino, Karen M.
;
Dukes, Michael A.
In: DTIC AND NTIS (1992)
BASE
Show details
5
Tess evaluateur topologique predictif pour la generation automatique des plans de masse de circuits VLSI
Reis, Ricardo Augusto da Luz
. - 1983
BASE
Show details
6
Tess evaluateur topologique predictif pour la generation automatique des plans de masse de circuits VLSI
Reis, Ricardo Augusto da Luz
. - 1983
BASE
Show details
7
A Summary Discussion of CONLAN.
Hill,Frederick J
In: DTIC AND NTIS (1982)
BASE
Show details
8
High-Speed Integrated Circuits for Military Applications.
Preston,Glenn W
In: DTIC AND NTIS (1979)
BASE
Show details
Mobile view
All
Catalogues
UB Frankfurt Linguistik
0
IDS Mannheim
0
OLC Linguistik
0
UB Frankfurt Retrokatalog
0
DNB Subject Category Language
0
Institut für Empirische Sprachwissenschaft
0
Leibniz-Centre General Linguistics (ZAS)
0
Bibliographies
BLLDB
0
BDSL
0
IDS Bibliografie zur deutschen Grammatik
0
IDS Bibliografie zur Gesprächsforschung
0
IDS Konnektoren im Deutschen
0
IDS Präpositionen im Deutschen
0
IDS OBELEX meta
0
MPI-SHH Linguistics Collection
0
MPI for Psycholinguistics
0
Linked Open Data catalogues
Annohub
0
Online resources
Link directory
0
Journal directory
0
Database directory
0
Dictionary directory
0
Open access documents
BASE
8
Linguistik-Repository
0
IDS Publikationsserver
0
Online dissertations
0
Language Description Heritage
0
© 2013 - 2024 Lin|gu|is|tik
|
Imprint
|
Privacy Policy
|
Datenschutzeinstellungen ändern